A Systematic Approach To Designing AI Accelerator Hardware

Joel Emer is a Professor of the Practice at MIT's EECS department and a CSAIL member. He's also a Senior Distinguished Research Scientist at Nvidia, where he focuses on future architectures and modeling methodologies. With extensive industry experience, including roles at Intel, Compaq, and DEC, Joel has made significant contributions to processor micro-architecture, performance modeling, and simultaneous multi-threading technology. He holds a doctorate in electrical engineering from the University of Illinois, holds over 25 patents, and has authored 60+ papers in the field.

Subscribe to FORBES: https://www.youtube.com/user/Forbes?s...

Fuel your success with Forbes. Gain unlimited access to premium journalism, including breaking news, groundbreaking in-depth reported stories, daily digests and more. Plus, members get a front-row seat at members-only events with leading thinkers and doers, access to premium video that can help you get ahead, an ad-light experience, early access to select products including NFT drops and more:

https://account.forbes.com/membership...

Stay Connected
Forbes newsletters: https://newsletters.editorial.forbes.com
Forbes on Facebook: http://fb.com/forbes
Forbes Video on Twitter:   / forbes  
Forbes Video on Instagram:   / forbes  
More From Forbes: http://forbes.com

Forbes covers the intersection of entrepreneurship, wealth, technology, business and lifestyle with a focus on people and success.