Fixing failed timing, a practical example in verilog!

Описание к видео Fixing failed timing, a practical example in verilog!

Hi, I'm Stacey, and in this video I fix some timing issues!


Buy me a coffee to support my channel: https://www.buymeacoffee.com/fpgasfor...

HDLForBeginners Discord!
  / discord  

Google form to give me your feedback:
https://forms.gle/ssNwzTKiioj3RNHD9

Ending music: Faith by David van Niekerk
   • Faith (Ocean of Reverb Original) - Da...  
I'm on discord on the r/fpga server (  / discord  , as Stacey, come say hi and chat all things FPGA!


0:00 Intro
0:21 Failed Timing Report
2:22 Failing Code
2:35 Adding in a register
4:02 Simulation behaviour
5:12 Compensating for extra registers
7:02 Timing report round 2
8:21 Timing report round 3
8:47 Outro

Комментарии

Информация по комментариям в разработке