STA_L2h - Introduction to LIB File

#Liberty File or commonly known as #LibFile in STA (#StaticTimingAnalysis) world is very very important and everyone should know about this. In this Lecture we are going to discuss the Timing Arc perspective of LIB File. What all the syntax and how much its easy to understand, if you have idea about the Timing Arc Concepts.

Previous Video for Lecture 2 Series (Module 2) of Timing Arc:-
STA_L2a - Introduction of #TimingArc (Link:-    • STA_L2a - Introduction of Timing Arc  )
STA_L2b - Net and Cell Timing Arc (Link:-    • STA_L2b - Net and Cell Timing Arc  )
STA_L2c - Timing Arc and Unateness in AND Gate (Link:-    • STA_L2c - Timing Arc and Unateness in...  )
STA_L2d - Unateness in OR Gate (Link:-    • STA_L2d - Unateness in OR Gate  )
STA_L2e - Unateness of Logic Gates (Link:-    • STA_L2e - Unateness of Logic Gates  )
STA_L2f - Unateness of Complex Gates and System Timing Arc (Link:-    • STA_L2f - Unateness of Complex Gates ...  )
STA_L2g - Sequential Cell Timing Arc (Link:-    • STA_L2g - Sequential Cell Timing Arc  )

For more update -
Visit Our Website: http://www.vlsi-expert.com
Follow :   / vlsi_expert  

#StaticTimingAnalysis #STA

-Thanks
VLSI EXPERT GROUP