STA_L2c - Timing Arc and Unateness in AND Gate

Описание к видео STA_L2c - Timing Arc and Unateness in AND Gate

To understand #TimingArc , Lets start with the simple Logic gate (AND gate). Timing Arc usually defined with the property #unateness with in the .lib file.

Previous Video for Lecture 2 Series (Module 2) of Timing Arc:-
STA_L2a - Introduction of Timing Arc (Link:-    • STA_L2a - Introduction of Timing Arc  )
STA_L2b - Net and Cell Timing Arc (Link:-    • STA_L2b - Net and Cell Timing Arc  )

For more update -
Visit Our Website: http://www.vlsi-expert.com
Follow :   / vlsi_expert  

-Thanks
VLSI EXPERT GROUP

Комментарии

Информация по комментариям в разработке

Похожие видео